An Approach to the Construction of a Network Processing Unit

The paper proposes the architecture and basic requirements for a network processor for OpenFlow switches of software-defined networks. An analysis of the architectures of well-known network processors is presented − NP-5 from EZchip (now Mellanox) and Tofino from Barefoot Networks. The advantages and disadvantages of two different versions of network processor architectures are considered: pipeline-based architecture, the stages of which are represented by a set of general-purpose processor cores, and pipeline-based architecture whose stages correspond to cores specialized for specific packet processing operations. Based on a dedicated set of the most common use case scenarios, a new architecture of the network processor unit (NPU) with functionally specialized pipeline stages was proposed. The article presents a description of the simulation model of the NPU of the proposed architecture. The simulation model of the network processor is implemented in C ++ languages using SystemC, the open-source C++ library. For the functional testing of the obtained NPU model, the described use case scenarios were implemented in C. In order to evaluate the performance of the proposed NPU architecture a set of software products developed by KM211 company and the KMX32 family of microcontrollers were used. Evaluation of NPU performance was made on the basis of a simulation model. Estimates of the processing time of one packet and the average throughput of the NPU model for each scenario are obtained.

1. Smeliansky R.L., “Software Defined Network", Open Systems. DBMS, 9 (2012), 15-26, (in Russian).

2. Smeliansky R.L., “Tekhnologii realizacii programmno konfiguriruemyh setej: Overlay vs OpenFlow", Zhurnal setevyh reshenij LAN, 2014, № 4, 53-55, (in Russian).

3. Kornaros G., Multi-core embedded systems, Boca Raton, FL: CRC Press, 2010.

4. Cisco Networking Academy, Connecting Networks Companion Guide, Cisco Press, 2014.

5. EZchip NP-5 Product Brief, http://www.ezchip.com.

6. Bosshart P., et al., “P4: Programming protocol-independent packet processors”, ACM SIGCOMM Computer Communication Review, 44:3 (2014), 87–95.

7. “Tofino: World's fastest P4-programmable Ethernet switch ASICs", Barefoot, https://barefootnetworks.com/products/brief-tofino/.

8. Kaushalram A., Budiu M., Kim C., Data-plane stateful processing units in packet processing pipelines, US Patent App 14864088, 2017, http://www.freepatentsonline.com/y2017/0093987.html.

9. Accellera Standarts: SystemC, http://www.accellera.org/downloads/standards/systemc.

10. “KMX32 family microcontrollers", http://km211.com, (in Russian).

11. Petrov I. S., Smeliansky R. L., “Minimization of Multicast Trafic and Ensuring Its Fault Tolerance in Software-Defined Networks", Journal of Computer and Systems Sciences International, 57:3 (2018), 407-419.